"Test Calculation for Logic and Delay Faults in Digital Circuits."

József Sziray (2006)

Details and statistics

DOI: 10.1109/MTV.2006.21

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24