"Leveraging Virtual Prototype Models for Hardware Verification of an ..."

Sourav Roy et al. (2015)

> Home

Details and statistics

DOI: 10.1109/MTV.2015.17

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/mtv/RoyJJP15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/mtv/RoyJJP15
Sourav Roy, Nikhil Jain, Sandeep Jain, Robert Page:
Leveraging Virtual Prototype Models for Hardware Verification of an Accelerated Network Packet Processing Engine. MTV 2015: 15-19

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.