"An Effect of Device Topology in VeSTIC Process on Logic Circuit Operation ..."

Daniel Tomaszewski et al. (2018)

> Home

Details and statistics

DOI: 10.23919/MIXDES.2018.8436623

access: closed

type: Conference or Workshop Paper

metadata version: 2024-10-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/mixdes/TomaszewskiDGSS18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/mixdes/TomaszewskiDGSS18
Daniel Tomaszewski, Krzysztof Domanski, Grzegorz Gluszko, Andrzej Sierakowski, Dariusz Szmigiel:
An Effect of Device Topology in VeSTIC Process on Logic Circuit Operation A Study Based on Ring Oscillator Operation Analysis. MIXDES 2018: 51-56

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.