"Employing Parallelization Technique to Reduce Area and Power in a Booth ..."

Karwan Javanmardi et al. (2024)

> Home

Details and statistics

DOI: 10.23919/MIXDES62605.2024.10613965

access: closed

type: Conference or Workshop Paper

metadata version: 2024-08-15

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/mixdes/JavanmardiSAA24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/mixdes/JavanmardiSAA24
Karwan Javanmardi, Sobhan Sofimowloodi, Amir Attar, Abdollah Amini:
Employing Parallelization Technique to Reduce Area and Power in a Booth Encoded Algorithm-Based Multiplier. MIXDES 2024: 92-97

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.