"Sparse Tensor Core: Algorithm and Hardware Co-Design for Vector-wise ..."

Maohua Zhu et al. (2019)

> Home

Details and statistics

DOI: 10.1145/3352460.3358269

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-03

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/micro/ZhuZG019
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/micro/ZhuZG019
Maohua Zhu, Tao Zhang, Zhenyu Gu, Yuan Xie:
Sparse Tensor Core: Algorithm and Hardware Co-Design for Vector-wise Sparse Neural Networks on Modern GPUs. MICRO 2019: 359-371

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.