"Fundamental Latency Trade-off in Architecting DRAM Caches: Outperforming ..."

Moinuddin K. Qureshi, Gabriel H. Loh (2012)

> Home

Details and statistics

DOI: 10.1109/MICRO.2012.30

access: closed

type: Conference or Workshop Paper

metadata version: 2022-05-31

- view
  authority control:
- export record
  dblp key:
  - conf/micro/QureshiL12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/micro/QureshiL12
Moinuddin K. Qureshi, Gabriel H. Loh:
Fundamental Latency Trade-off in Architecting DRAM Caches: Outperforming Impractical SRAM-Tags with a Simple and Practical Design. MICRO 2012: 235-246

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.