"NCPU: An Embedded Neural CPU Architecture on Resource-Constrained Low ..."

Tianyu Jia et al. (2020)

> Home

Details and statistics

DOI: 10.1109/MICRO50266.2020.00091

access: closed

type: Conference or Workshop Paper

metadata version: 2021-03-02

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/micro/JiaJJG20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/micro/JiaJJG20
Tianyu Jia, Yuhao Ju, Russ Joseph, Jie Gu:
NCPU: An Embedded Neural CPU Architecture on Resource-Constrained Low Power Devices for Real-time End-to-End Performance. MICRO 2020: 1097-1109

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.