"STRAIGHT: Hazardless Processor Architecture Without Register Renaming."

Hidetsugu Irie et al. (2018)

> Home

Details and statistics

DOI: 10.1109/MICRO.2018.00019

access: closed

type: Conference or Workshop Paper

metadata version: 2022-10-02

- view
  authority control:
- export record
  dblp key:
  - conf/micro/IrieKFANBSNYIS18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/micro/IrieKFANBSNYIS18
Hidetsugu Irie, Toru Koizumi, Akifumi Fukuda, Seiya Akaki, Satoshi Nakae, Yutaro Bessho, Ryota Shioya, Takahiro Notsu, Katsuhiro Yoda, Teruo Ishihara, Shuichi Sakai:
STRAIGHT: Hazardless Processor Architecture Without Register Renaming. MICRO 2018: 121-133

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.