"C³D: Mitigating the NUMA bottleneck via coherent DRAM caches."

Cheng-Chieh Huang et al. (2016)

> Home

Details and statistics

DOI: 10.1109/MICRO.2016.7783739

access: closed

type: Conference or Workshop Paper

metadata version: 2022-05-31

- view
  authority control:
- export record
  dblp key:
  - conf/micro/HuangKEGN16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/micro/HuangKEGN16
Cheng-Chieh Huang, Rakesh Kumar, Marco Elver, Boris Grot, Vijay Nagarajan:
C³D: Mitigating the NUMA bottleneck via coherent DRAM caches. MICRO 2016: 36:1-36:12

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.