"Fast scalable FPGA-based Network-on-Chip simulation models."

Michael Papamichael (2011)

> Home

Details and statistics

DOI: 10.1109/MEMCOD.2011.5970513

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-23

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/memocode/Papamichael11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/memocode/Papamichael11
Michael Papamichael:
Fast scalable FPGA-based Network-on-Chip simulation models. MEMOCODE 2011: 77-82

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.