default search action
"Erstellung und Verifizierung eines VHDL-AMS-Modells für einen ..."
Sven Slawinski et al. (2009)
- Sven Slawinski, Lutz Zacharias, Robert Dorn, Johann Hauer:
Erstellung und Verifizierung eines VHDL-AMS-Modells für einen kapazitiven Delta-Sigma-Modulator. MBMV 2009: 227-236
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.