"Reliability limits of TMR implemented in a SRAM-based FPGA: Heavy ion ..."

Gilles Foucard, Paul Peronnard, Raoul Velazco (2010)

> Home

Details and statistics

DOI: 10.1109/LATW.2010.5550337

access: closed

type: Conference or Workshop Paper

metadata version: 2023-07-28

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/latw/FoucardPV10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/latw/FoucardPV10
Gilles Foucard, Paul Peronnard, Raoul Velazco:
Reliability limits of TMR implemented in a SRAM-based FPGA: Heavy ion measures vs. fault injection predictions. LATW 2010: 1-5

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.