"Half-Precision Floating-Point Multiplier IP Core Based on 130 Nm CMOS ASIC ..."

Cuauhtémoc R. Aguilera-Galicia, Omar Lonuoria-Gandara, Luis Pizano-Escalante (2018)

> Home

Details and statistics

DOI: 10.1109/LATINCOM.2018.8613231

access: closed

type: Conference or Workshop Paper

metadata version: 2019-01-23

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/latincom/Aguilera-Galicia18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/latincom/Aguilera-Galicia18
Cuauhtémoc R. Aguilera-Galicia, Omar Lonuoria-Gandara, Luis Pizano-Escalante:
Half-Precision Floating-Point Multiplier IP Core Based on 130 Nm CMOS ASIC Technology. LATINCOM 2018: 1-5

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.