"A Low-Voltage Low-Power 20-Msps 3-Bit Rail-to-Rail Flash ADC."

Ramon H. Vieira et al. (2024)

> Home

Details and statistics

DOI: 10.1109/LASCAS60203.2024.10506190

access: closed

type: Conference or Workshop Paper

metadata version: 2024-05-08

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/lascas/VieiraSOGSA24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/lascas/VieiraSOGSA24
Ramon H. Vieira, Tawan Chrysther dos Santos, Renan D. P. de Oliveira, Alessandro Gonçalves Girardi, Lucas C. Severo, Paulo César Comassetto de Aguirre:
A Low-Voltage Low-Power 20-Msps 3-Bit Rail-to-Rail Flash ADC. LASCAS 2024: 1-5

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.