"An FPGA-based emulation platform for evaluation of time-interleaved ADC ..."

Raul M. Sanchez et al. (2016)

> Home

Details and statistics

DOI: 10.1109/LASCAS.2016.7451041

access: closed

type: Conference or Workshop Paper

metadata version: 2023-11-20

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/lascas/SanchezRPH16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/lascas/SanchezRPH16
Raul M. Sanchez, Benjamín T. Reyes, Ariel L. Pola, Mario Rafael Hueda:
An FPGA-based emulation platform for evaluation of time-interleaved ADC calibration systems. LASCAS 2016: 187-190

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.