"An array processor architecture for support vector learning."

K. To et al. (1999)

> Home

Details and statistics

DOI: 10.1109/KES.1999.820202

access: closed

type: Conference or Workshop Paper

metadata version: 2018-11-24

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/kes/ToLBLM99
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/kes/ToLBLM99
K. To, Cheng-Chew Lim, Andrew Beaumont-Smith, Michael J. Liebelt, W. Marwood:
An array processor architecture for support vector learning. KES 1999: 377-380

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.