"Analog Multiplying/Weighting VLSI Cells for SVM Classifiers."

Lelia Festila et al. (2008)

> Home

Details and statistics

DOI: 10.1007/978-3-540-85567-5_45

access: closed

type: Conference or Workshop Paper

metadata version: 2023-09-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/kes/FestilaSCG08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/kes/FestilaSCG08
Lelia Festila, Lorant Andras Szolga, Mihaela Cirlugea, Robert Groza:
Analog Multiplying/Weighting VLSI Cells for SVM Classifiers. KES (3) 2008: 360-367

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.