"Enhancing Performance and Saving Energy in CMOS DCVSL Gates by Using a New ..."

Nasser Masoumi et al. (2005)

> Home

Details and statistics

DOI: 10.1109/IWSOC.2005.57

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-23

- view
  authority control:
- export record
  dblp key:
  - conf/iwsoc/MasoumiARMG05
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iwsoc/MasoumiARMG05
Nasser Masoumi, Mahmoud Ahmadian, Farshid Raissi, Massoud Masoumi, Jahan B. Ghasemi:
Enhancing Performance and Saving Energy in CMOS DCVSL Gates by Using a New Transistor Sizing Algorithm. IWSOC 2005: 283-288

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.