"Simulation-in-the-Loop Analog Circuit Sizing Method using Adaptive ..."

Donghoon Han, Abhijit Chatterjee (2004)

> Home

Details and statistics

DOI: 10.1109/IWSOC.2004.1319864

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-23

- view
  authority control:
- export record
  dblp key:
  - conf/iwsoc/HanC04
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iwsoc/HanC04
Donghoon Han, Abhijit Chatterjee:
Simulation-in-the-Loop Analog Circuit Sizing Method using Adaptive Model-based Simulated Annealing. IWSOC 2004: 127-130

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.