"FPGA versus GPU for Speed-Limit-Sign Recognition."

Matthew Yih et al. (2018)

> Home

Details and statistics

DOI: 10.1109/ITSC.2018.8569462

access: closed

type: Conference or Workshop Paper

metadata version: 2018-12-12

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/itsc/YihOOM18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/itsc/YihOOM18
Matthew Yih, Jeffrey M. Ota, John D. Owens, Pinar Muyan-Özçelik:
FPGA versus GPU for Speed-Limit-Sign Recognition. ITSC 2018: 843-850

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.