"At-speed capture power reduction using layout-aware granular clock gate ..."

Raashid Shaikh et al. (2014)

> Home

Details and statistics

DOI: 10.1109/TEST.2014.7035296

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-23

- view
  authority control:
- export record
  dblp key:
  - conf/itc/ShaikhWASTLR14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/itc/ShaikhWASTLR14
Raashid Shaikh, Pradeep Wilson, Khushboo Agarwal, H. V. Sanjay, Rajesh Tiwari, Kaushik Lath, Srivaths Ravi:
At-speed capture power reduction using layout-aware granular clock gate enable controls. ITC 2014: 1-10

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.