"Generation of Test Cases for Hardware Design Verification of a ..."

Irith Pomeranz et al. (1996)

> Home

Details and statistics

DOI: 10.1109/TEST.1996.557152

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-23

- view
  authority control:
- export record
  dblp key:
  - conf/itc/PomeranzSRKL96
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/itc/PomeranzSRKL96
Irith Pomeranz, Nirmal R. Saxena, Richard Reeve, Paritosh Kulkarni, Yan A. Li:
Generation of Test Cases for Hardware Design Verification of a Super-Scalar Fetch Processor. ITC 1996: 904-913

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.