"Efficient Logic Verification and Test Validation for MOS LSI Circuits."

Kaoru Okazaki, Toshihiko Yahara (1981)

> Home

Details and statistics

DOI: —

access: unavailable

type: Conference or Workshop Paper

metadata version: 2002-10-22

- no documents available
- export record
  dblp key:
  - conf/itc/OkazakiY81
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/itc/OkazakiY81
Kaoru Okazaki, Toshihiko Yahara:
Efficient Logic Verification and Test Validation for MOS LSI Circuits. ITC 1981: 530-535

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.