"Parallel DICE Cells and Dual-Level CEs based 3-Node-Upset Tolerant Latch ..."

Aibin Yan et al. (2021)

> Home

Details and statistics

DOI: 10.1109/ITC-ASIA53059.2021.9808602

access: closed

type: Conference or Workshop Paper

metadata version: 2022-07-19

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/itc-asia/YanZWZCNW21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/itc-asia/YanZWZCNW21
Aibin Yan, Zijie Zhai, Lele Wang, Jixiang Zhang, Ningning Cui, Tianming Ni, Xiaoqing Wen:
Parallel DICE Cells and Dual-Level CEs based 3-Node-Upset Tolerant Latch Design for Highly Robust Computing. ITC-Asia 2021: 1-5

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.