"Low Bitwidth CNN Accelerator on FPGA Using Winograd and Block Floating ..."

Yuk Wong, Zhenjiang Dong, Wei Zhang (2021)

> Home

Details and statistics

DOI: 10.1109/ISVLSI51109.2021.00048

access: closed

type: Conference or Workshop Paper

metadata version: 2023-05-03

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isvlsi/WongDZ21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isvlsi/WongDZ21
Yuk Wong, Zhenjiang Dong, Wei Zhang:
Low Bitwidth CNN Accelerator on FPGA Using Winograd and Block Floating Point Arithmetic. ISVLSI 2021: 218-223

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.