"An 8-bit 1.8 V 500 MSPS CMOS Segmented Current Steering DAC."

Santanu Sarkar, Swapna Banerjee (2009)

> Home

Details and statistics

DOI: 10.1109/ISVLSI.2009.12

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/isvlsi/SarkarB09
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isvlsi/SarkarB09
Santanu Sarkar, Swapna Banerjee:
An 8-bit 1.8 V 500 MSPS CMOS Segmented Current Steering DAC. ISVLSI 2009: 268-273

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.