"Hardware-Efficient ECC Processor Design using Non-Homogeneous Split Hybrid ..."

Pruthvi Parate et al. (2024)

> Home

Details and statistics

DOI: 10.1109/ISVLSI61997.2024.00091

access: closed

type: Conference or Workshop Paper

metadata version: 2024-12-09

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isvlsi/ParateSRRR24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isvlsi/ParateSRRR24
Pruthvi Parate, Alwin Shaju, Sanampudi Gopala Krishna Reddy, D. R. Vasanthi, Madhav Rao:
Hardware-Efficient ECC Processor Design using Non-Homogeneous Split Hybrid Karatsuba Multiplier. ISVLSI 2024: 475-480

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.