"Accurate Asynchronous Network-on-Chip Simulation Based on a Delay-Aware Model."

Naoya Onizawa et al. (2010)

> Home

Details and statistics

DOI: 10.1007/978-94-007-1488-5_2

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-21

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isvlsi/OnizawaFMH10a
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isvlsi/OnizawaFMH10a
Naoya Onizawa, Tomoyoshi Funazaki, Atsushi Matsumoto, Takahiro Hanyu:
Accurate Asynchronous Network-on-Chip Simulation Based on a Delay-Aware Model. ISVLSI (Selected papers) 2010: 17-30

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.