"A Low Power, High Performance Threshold Logic-Based Standard Cell ..."

Samuel Leshner et al. (2010)

> Home

Details and statistics

DOI: 10.1109/ISVLSI.2010.32

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/isvlsi/LeshnerBYCPV10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isvlsi/LeshnerBYCPV10
Samuel Leshner, Krzysztof S. Berezowski, Xiaoyin Yao, Gayathri Chalivendra, Saurabh Patel, Sarma B. K. Vrudhula:
A Low Power, High Performance Threshold Logic-Based Standard Cell Multiplier in 65 nm CMOS. ISVLSI 2010: 210-215

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.