"Master-Slave TMR Inspired Technique for Fault Tolerance of SRAM-Based FPGA."

Farid Lahrach et al. (2010)

> Home

Details and statistics

DOI: 10.1109/ISVLSI.2010.38

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/isvlsi/LahrachDCA10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isvlsi/LahrachDCA10
Farid Lahrach, Abderrahim Doumar, Eric Châtelet, Abderrazek Abdaoui:
Master-Slave TMR Inspired Technique for Fault Tolerance of SRAM-Based FPGA. ISVLSI 2010: 58-62

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.