"Design of 5-Bit Flash ADC Using Multiple Input Standard Cell Gates for ..."

Sumit Khalapure et al. (2017)

> Home

Details and statistics

DOI: 10.1109/ISVLSI.2017.108

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/isvlsi/KhalapureSNV17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isvlsi/KhalapureSNV17
Sumit Khalapure, Siddharth R. K., Kumar Y. B. Nithin, M. H. Vasantha:
Design of 5-Bit Flash ADC Using Multiple Input Standard Cell Gates for Large Input Swing. ISVLSI 2017: 585-588

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.