"A 3MHz-BW 3.6GHz digital fractional-N PLL with sub-gate-delay TDC, ..."

Marco Zanuso et al. (2010)

> Home

Details and statistics

DOI: 10.1109/ISSCC.2010.5433842

access: closed

type: Conference or Workshop Paper

metadata version: 2020-03-27

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isscc/ZanusoLSL10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/ZanusoLSL10
Marco Zanuso, Salvatore Levantino, Carlo Samori, Andrea L. Lacaita:
A 3MHz-BW 3.6GHz digital fractional-N PLL with sub-gate-delay TDC, phase-interpolation divider, and digital mismatch cancellation. ISSCC 2010: 476-477

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.