"17.7 A digital DLL with hybrid DCC using 2-step duty error extraction and ..."

Won-Joo Yun et al. (2015)

> Home

Details and statistics

DOI: 10.1109/ISSCC.2015.7063056

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-17

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isscc/YunSJCLKKCJC15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/YunSJCLKKCJC15
Won-Joo Yun, Indal Song, Hanki Jeoung, Hundai Choi, Seok-Ho Lee, Jun-Bae Kim, Chi-Wook Kim, Jung-Hwan Choi, Seong-Jin Jang, Joo-Sun Choi:
17.7 A digital DLL with hybrid DCC using 2-step duty error extraction and 180° phase aligner for 2.67Gb/S/pin 16Gb 4-H stack DDR4 SDRAM with TSVs. ISSCC 2015: 1-3

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.