"34.6 A 28nm 72.12TFLOPS/W Hybrid-Domain Outer-Product Based Floating-Point ..."

Yiyang Yuan et al. (2024)

> Home

Details and statistics

DOI: 10.1109/ISSCC49657.2024.10454313

access: closed

type: Conference or Workshop Paper

metadata version: 2024-08-04

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isscc/YuanYWLMCTWHZWRXMZ24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/YuanYWLMCTWHZWRXMZ24
Yiyang Yuan, Yiming Yang, Xinghua Wang, Xiaoran Li, Cailian Ma, Qirui Chen, Meini Tang, Xi Wei, Zhixian Hou, Jialiang Zhu, Hao Wu, Qirui Ren, Guozhong Xing, Pui-In Mak, Feng Zhang:
34.6 A 28nm 72.12TFLOPS/W Hybrid-Domain Outer-Product Based Floating-Point SRAM Computing-in-Memory Macro with Logarithm Bit-Width Residual ADC. ISSCC 2024: 576-578

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.