"A fractional-sampling-rate ADC-based CDR with feedforward architecture in ..."

Oleksiy Tyshchenko et al. (2010)

> Home

Details and statistics

DOI: 10.1109/ISSCC.2010.5434004

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-17

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isscc/TyshchenkoSTTYKY10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/TyshchenkoSTTYKY10
Oleksiy Tyshchenko, Ali Sheikholeslami, Hirotaka Tamura, Yasumoto Tomita, Hisakatsu Yamaguchi, Masaya Kibune, Takuji Yamamoto:
A fractional-sampling-rate ADC-based CDR with feedforward architecture in 65nm CMOS. ISSCC 2010: 166-167

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.