"A 12b 1.25GS/s DAC in 90nm CMOS with >70dB SFDR up to 500MHz."

Wei-Hsin Tseng, Chi-Wei Fan, Jieh-Tsorng Wu (2011)

> Home

Details and statistics

DOI: 10.1109/ISSCC.2011.5746278

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-17

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isscc/TsengFW11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/TsengFW11
Wei-Hsin Tseng, Chi-Wei Fan, Jieh-Tsorng Wu:
A 12b 1.25GS/s DAC in 90nm CMOS with >70dB SFDR up to 500MHz. ISSCC 2011: 192-194

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.