"3.2 Zen: A next-generation high-performance ×86 core."

Teja Singh et al. (2017)

> Home

Details and statistics

DOI: 10.1109/ISSCC.2017.7870256

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-17

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isscc/SinghRJHSMNKJSC17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/SinghRJHSMNKJSC17
Teja Singh, Sundar Rangarajan, Deepesh John, Carson Henrion, Shane Southard, Hugh McIntyre, Amy Novak, Stephen Kosonocky, Ravi Jotwani, Alex Schaefer, Edward Chang, Joshua Bell, Michael Co:
3.2 Zen: A next-generation high-performance ×86 core. ISSCC 2017: 52-53

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.