"32.5 A 24GHz Self-Calibrated ADPLL-Based FMCW Synthesizer with 0.01% rms ..."

Zhengkun Shen et al. (2021)

> Home

Details and statistics

DOI: 10.1109/ISSCC42613.2021.9365949

access: closed

type: Conference or Workshop Paper

metadata version: 2021-03-10

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isscc/ShenJYWZLL21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/ShenJYWZLL21
Zhengkun Shen, Haoyun Jiang, Fan Yang, Yixiao Wang, Zherui Zhang, Junhua Liu, Huailin Liao:
32.5 A 24GHz Self-Calibrated ADPLL-Based FMCW Synthesizer with 0.01% rms Frequency Error Under 3.2GHz Chirp Bandwidth and 320MHz/μs Slope. ISSCC 2021: 450-452

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.