"13.10 A 4nm 48Gb/s/wire Single-Ended NRZ Parallel Transceiver with ..."

Kihwan Seong et al. (2024)

> Home

Details and statistics

DOI: 10.1109/ISSCC49657.2024.10454481

access: closed

type: Conference or Workshop Paper

metadata version: 2024-03-19

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isscc/SeongOLBSLKKKMLKLPYRS24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/SeongOLBSLKKKMLKLPYRS24
Kihwan Seong, Wooseuk Oh, Hyunwoo Lee, Gyeom-Je Bae, Youngseob Suh, Hyemun Lee, Juyoung Kim, Eunsu Kim, Yeongeon Kang, Gunhu Mo, Youjin Lee, Mingyeong Kim, Seongno Lee, Donguk Park, Byoung-Joo Yoo, Hyo-Gyuem Rhew, Jongshin Shin:
13.10 A 4nm 48Gb/s/wire Single-Ended NRZ Parallel Transceiver with Offset-Calibration and Equalization Schemes for Next-Generation Memory Interfaces and Chiplets. ISSCC 2024: 250-252

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.