"A 0.5-to-0.9V, 3-to-16Gb/s, 1.6-to-3.1pJ/b wireline transceiver equalizing ..."

Ashwin Ramachandran, Tejasvi Anand (2018)

> Home

Details and statistics

DOI: 10.1109/ISSCC.2018.8310287

access: closed

type: Conference or Workshop Paper

metadata version: 2018-03-14

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isscc/RamachandranA18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/RamachandranA18
Ashwin Ramachandran, Tejasvi Anand:
A 0.5-to-0.9V, 3-to-16Gb/s, 1.6-to-3.1pJ/b wireline transceiver equalizing 27dB loss at 10Gb/s with clock-domain encoding using integrated pulse-width modulation (iPWM) in 65nm CMOS. ISSCC 2018: 268-270

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.