"A 100mW 9.6Gb/s Transceiver in 90nm CMOS for Next-Generation Memory ..."

Edoardo Prete, Dirk Scheideler, Anthony Sanders (2006)

> Home

Details and statistics

DOI: 10.1109/ISSCC.2006.1696055

access: closed

type: Conference or Workshop Paper

metadata version: 2021-01-14

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isscc/PreteSS06
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/PreteSS06
Edoardo Prete, Dirk Scheideler, Anthony Sanders:
A 100mW 9.6Gb/s Transceiver in 90nm CMOS for Next-Generation Memory Interfaces. ISSCC 2006: 253-262

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.