"Nonvolatile logic-in-memory array processor in 90nm MTJ/MOS achieving 75% ..."

Masanori Natsui et al. (2013)

> Home

Details and statistics

DOI: 10.1109/ISSCC.2013.6487696

access: closed

type: Conference or Workshop Paper

metadata version: 2022-10-02

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isscc/NatsuiSSNTMSMHKIEOH13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/NatsuiSSNTMSMHKIEOH13
Masanori Natsui, Daisuke Suzuki, Noboru Sakimura, Ryusuke Nebashi, Yukihide Tsuji, Ayuka Morioka, Tadahiko Sugibayashi, Sadahiko Miura, Hiroaki Honjo, Keizo Kinoshita, Shoji Ikeda, Tetsuo Endoh, Hideo Ohno, Takahiro Hanyu:
Nonvolatile logic-in-memory array processor in 90nm MTJ/MOS achieving 75% leakage reduction using cycle-based power gating. ISSCC 2013: 194-195

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.