"17.5 A 12.5GHz Fractional-N Type-I Sampling PLL Achieving 58fs Integrated ..."

Mario Mercandelli et al. (2020)

> Home

Details and statistics

DOI: 10.1109/ISSCC19947.2020.9063135

access: closed

type: Conference or Workshop Paper

metadata version: 2022-01-03

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isscc/MercandelliSPBC20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/MercandelliSPBC20
Mario Mercandelli, Alessio Santiccioli, Angelo Parisi, Luca Bertulessi, Dmytro Cherniak, Andrea Leonardo Lacaita, Carlo Samori, Salvatore Levantino:
17.5 A 12.5GHz Fractional-N Type-I Sampling PLL Achieving 58fs Integrated Jitter. ISSCC 2020: 274-276

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.