"A 10b 100MS/s 1.13mW SAR ADC with binary-scaled error compensation."

Chun-Cheng Liu et al. (2010)

> Home

Details and statistics

DOI: 10.1109/ISSCC.2010.5433970

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-17

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isscc/LiuCHLHHBT10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/LiuCHLHHBT10
Chun-Cheng Liu, Soon-Jyh Chang, Guan-Ying Huang, Ying-Zu Lin, Chung-Ming Huang, Chih-Hao Huang, Linkai Bu, Chih-Chung Tsai:
A 10b 100MS/s 1.13mW SAR ADC with binary-scaled error compensation. ISSCC 2010: 386-387

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.