"A scalable sub-1.2mW 300MHz-to-1.5GHz host-clock PLL for system-on-chip in ..."

Hyung-Jin Lee et al. (2011)

> Home

Details and statistics

DOI: 10.1109/ISSCC.2011.5746235

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-17

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isscc/LeeKHY11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/LeeKHY11
Hyung-Jin Lee, Alexandra M. Kern, Sami Hyvonen, Ian A. Young:
A scalable sub-1.2mW 300MHz-to-1.5GHz host-clock PLL for system-on-chip in 32nm CMOS. ISSCC 2011: 96-97

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.