"Fully Automated Hardware-Driven Clock-Gating Architecture with Complete ..."

Jae-Gon Lee et al. (2022)

> Home

Details and statistics

DOI: 10.1109/ISSCC42614.2022.9731111

access: closed

type: Conference or Workshop Paper

metadata version: 2022-10-02

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isscc/LeeJCK22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/LeeJCK22
Jae-Gon Lee, Hoyeon Jeon, Younsik Choi, Ahchan Kim:
Fully Automated Hardware-Driven Clock-Gating Architecture with Complete Clock Coverage for 5nm Exynos Mobile SoC. ISSCC 2022: 216-218

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.