"A 76fsrms Jitter and -40dBc Integrated-Phase-Noise 28-to-31GHz Frequency ..."

Juyeop Kim et al. (2019)

> Home

Details and statistics

DOI: 10.1109/ISSCC.2019.8662532

access: closed

type: Conference or Workshop Paper

metadata version: 2024-02-05

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isscc/KimYLLCSC19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/KimYLLCSC19
Juyeop Kim, Heein Yoon, Younghyun Lim, Yongsun Lee, Yoonseo Cho, Taeho Seong, Jaehyouk Choi:
A 76fsrms Jitter and -40dBc Integrated-Phase-Noise 28-to-31GHz Frequency Synthesizer Based on Digital Sub-Sampling PLL Using Optimally Spaced Voltage Comparators and Background Loop-Gain Optimization. ISSCC 2019: 258-260

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.