"An 8GB/s quad-skew-cancelling parallel transceiver in 90nm CMOS for ..."

Young-Sik Kim et al. (2012)

> Home

Details and statistics

DOI: 10.1109/ISSCC.2012.6176952

access: closed

type: Conference or Workshop Paper

metadata version: 2024-10-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isscc/KimLBSLCPS12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/KimLBSLCPS12
Young-Sik Kim, Seon-Kyoo Lee, Seung-Jun Bae, Young-Soo Sohn, Jung-Bae Lee, Joo-Sun Choi, Hong-June Park, Jae-Yoon Sim:
An 8GB/s quad-skew-cancelling parallel transceiver in 90nm CMOS for high-speed DRAM interface. ISSCC 2012: 136-138

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.