"7.3 A resistance-drift compensation scheme to reduce MLC PCM raw BER by ..."

Win-San Khwa et al. (2016)

> Home

Details and statistics

DOI: 10.1109/ISSCC.2016.7417943

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-17

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isscc/KhwaCWLSYCWLBKL16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/KhwaCWLSYCWLBKL16
Win-San Khwa, Meng-Fan Chang, Jau-Yi Wu, Ming-Hsiu Lee, Tzu-Hsiang Su, Keng-Hao Yang, Tien-Fu Chen, Tien-Yen Wang, Hsiang-Pang Li, Matthew BrightSky, SangBum Kim, Hsiang-Lam Lung, Chung Lam:
7.3 A resistance-drift compensation scheme to reduce MLC PCM raw BER by over 100× for storage-class memory applications. ISSCC 2016: 134-135

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.