"A 14b 80MS/s SAR ADC with 73.6dB SNDR in 65nm CMOS."

Ron Kapusta et al. (2013)

> Home

Details and statistics

DOI: 10.1109/ISSCC.2013.6487820

access: closed

type: Conference or Workshop Paper

metadata version: 2022-01-03

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isscc/KapustaSDLI13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/KapustaSDLI13
Ron Kapusta, Junhua Shen, Steven Decker, Hongxing Li, Eitake Ibaragi:
A 14b 80MS/s SAR ADC with 73.6dB SNDR in 65nm CMOS. ISSCC 2013: 472-473

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.